


NFL 2SPD DIS/UMA (15/17")

Intel SKL/KBL ULT Platform Block Diagram


PCB 8L STACK UP

LAYER 1 : TOP
 LAYER 2 : SGND
 LAYER 3 : IN1(High)
 LAYER 4 : IN2(Low)
 LAYER 5 : SVCC
 LAYER 6 : IN3(High)
 LAYER 7 : SGND1
 LAYER 8 : BOT








PROJECT : G74A
 Quanta Computer Inc.

| | | |
|---|-----------------|--------|
| Size Custom | Document Number | Rev 1A |
| Block Diagram | | |
| Date: Wednesday, January 11, 2017 Sheet 1 of 51 | | |



eDP_COMPIO and ICOMPO signals should be shorted near balls and routed with typical impedance <25 mohms




| | | | |
|---|--|-----------------------------|--|
|  | | PROJECT : G74A | |
| | | Quanta Computer Inc. | |
| Size Custom | Document Number 02 -- SKYPAKE 1/15 (eDP/DDI) | Rev 1A | |
| Date: Wednesday, January 11, 2017 | | Sheet 2 of 51 | |


SkyLake ULT Processor (DDR4)

17 M_A_DQSN[7:0]
17 M_A_DQSP[7:0]
18 M_B_DQSN[7:0]
18 M_B_DQSP[7:0]
17 M_A_DQ[63:0]
18 M_B_DQ[63:0]

+1.2VSUS 6,17,18,40,42,48





Interleave (IL) and Non-Interleave (NIL) Modes Mapping




PROJECT : G74A
Quanta Computer Inc.


Doc Number
03 - SKYLAKE 2/15(DDR4 I/F)
Date: Wednesday, January 11, 2017 Sheet 3 of 51



PCH Pull-high/low(CLG)




For DS3 Sequence





PLTRST#(CLG)


Check Rise/Fall time less than 100ns




System PWR_OK(CLG)




Ra close to CPU side
H_VCCST_PWRGD trace 0.3" - 1.5"

| | | | |
|---|---|---|--------|
|  | PROJECT : G74A | | |
| | Quanta Computer Inc. | | |
| | Size Custom | Document Number 04 -- SKYLAKE 3/15(PowerManger) | Rev 1A |
| NB5 | Date: Wednesday, January 11, 2017 Sheet 4 of 51 | | |




Layout note: need routing together and ALERT need between CLK and DATA.


CLOSE TO CPU
PLACE THE PU RESISTORS



PLACE THE PU RESISTORS
CLOSE TO VR
PULL UP IS IN THE VR MODULE





CLOSE TO CPU
PLACE THE PU RESISTORS



PROJECT : G74A
Quanta Computer Inc.


Size Custom Document Number 05 -- SKYLAKE 4/15 (POWER-1) Rev 1A
Date: Wednesday, January 11, 2017 1 Sheet 5 of 51






PROJECT : G74A
Quanta Computer Inc.

| | | |
|---|--|-----------|
| Size Custom | Document Number 06 -- SKYLAKE 5/15 (POWER-2) | Rev 1A |
| Date: Wednesday, January 11, 2017 Sheet 6 of 51 | | |




1.U22---C300/C301/C302/C303/C304 不上件
2.U42---C300/C301/C302/C303/C304 上件

| Power Rail | Description | Control |
|------------------------|---|-------------------------------------|
| V _{CC} | Processor IA Cores Power Rail | SVID |
| V _{CCGT} | Processor Graphics Power Rails | SVID |
| V _{CCGTx} | Processor Graphics Extended Power Rail Available only for GT3/GT4 processor SKUs | SVID |
| V _{CCSA} | System Agent Power Rail | SVID/Fixed (SKU dependent) |
| V _{CCIO} | IO Power Rail | Fixed |
| V _{CCST} | Sustain Power Rail | Fixed |
| V _{CCPLL} | Processor PLLs power rail | Fixed |
| V _{DDQ} | Integrated Memory Controller Power Rail | Fixed (Memory technology dependent) |
| V _{CCOPC} | Processor OPC power rail (available only in SKU's with OPC) | Fixed |
| V _{CCOPC_1P8} | Processor OPC power rail (available only in SKU's with OPC) | Fixed |
| V _{CCEOPIO} | Processor EOPIO power rail (available only in SKU's with OPC) | Fixed |



| | |
|-----------------|--|
| Document Number | |
|-----------------|--|


Date: Wednesday, January 11, 2017 Sheet 8 of 51




Processor Strapping The CFG signals have a default value of '1' if not terminated on the board.

| | 1 | 0 | Circuit |
|--|---|--|---------|
| CFG3 (Physical Debug Enable) DFX_Privacy | Disable: | Enable: Set DFX Enable in DFX interface MSR | |
| CFG4 (DP Presence Strap) | Disable: No physical DP attached to eDP | Enable: An ext DP device is connected to eDP | |

| | |
|--------------|---|
| +3V_DEEP_SUS | 4,11,12,14,15,18 |
| +3V | 2,4,11,12,13,14,15,17,18,19,20,21,27,28,29,30,31,32,33,34,35,36,37,43,46,51 |
| +5V | 27,28,29,33,35,51 |
| +1.0V | 2,4,6,37,42 |
| +3V55 | 4,15,32,36,37,39,40,41,42,48,51 |



GPIO Pull UP



PCH SPI ROM (CLG)

| Vender | Size | P/N |
|------------|------|-------------------------------|
| EON | 8MB | AKE3EZNOQ01 (EN25QH64-104HIP) |
| Winbond | 8MB | AKE3EFPON07 (W25Q64FVSSIQ) |
| GigaDevice | 8MB | AKE3EGNOQ01 (GD25B64BSIGR) |
| Socket | | DFHS08FS023 |


| | | |
|----|----------------|----------------|
| 37 | PCH_SPI_CS0#_R | PCH_SPI_CS0#_R |
| 37 | PCH_SPI_CLK_R | PCH_SPI_CLK_R |
| 37 | PCH_SPI_SI_R | PCH_SPI_SI_R |
| 37 | PCH_SPI_SO_R | PCH_SPI_SO_R |

need place to TOP

| | | |
|------|---|----------------|
| TP17 | 1 | PCH_SPI_CS0#_R |
| TP18 | 1 | PCH_SPI_CLK_R |
| TP19 | 1 | PCH_SPI_SI_R |
| TP20 | 1 | PCH_SPI_SO_R |
| TP21 | 1 | BIOS_WP# |
| TP22 | 1 | HOLD# |



TP size TP2675

PCH SPI ROM (CLG)





Functional Strap Definitions



DESIGN NOTE:
WEAK PULL UP RESISTOR PRESENT ON THIS NET



No Boot:
The signal has a weak internal pull-down.
0 = Enable security measures defined in the Flash Descriptor.
1 = Disable Flash Descriptor Security (override). This strap should only be asserted high using external pull-up in manufacturing/debug environments ONLY. This function is useful when running ITP/XDP.



No Boot:
The signal has a weak internal pull-down.
0 = Disable No Reboot mode.
1 = Enable No Reboot mode (PCH will disable the TCO Timer system reboot feature). This function is useful when running ITP/XDP.




No Boot:
The signal has a weak internal pull-down.
0 = LPC is selected for EC.
1 = eSPI is selected for EC.



PROJECT : G74A
Quanta Computer Inc.

| | | |
|--|--|-----------|
| Size Custom | Document Number 11 -- SKYLAKE 10/15(HDA) | Rev 1A |
| Date: Wednesday, January 11, 2017 Sheet 11 of 51 | | |



2016/9/7
For Base-U the SATA1B/SATA2 delete

PCI-E Port Mapping Table


| PCI-E Port | Function | CLK RQ Port | Function |
|------------|-----------------|-------------|----------|
| Port1 | dGPU | Port0 | VGA |
| Port2 | dGPU | Port1 | CR |
| Port3 | dGPU | Port2 | SSD |
| Port4 | dGPU | Port3 | WLAN |
| Port5 | CardReader | Port4 | LAN |
| Port6 | LAN | Port5 | Un-used |
| Port7 | HDD | | |
| Port8 | SSD | | |
| Port9 | WLAN | | |
| Port10 | Un-used | | |
| Port11 | SSDx2 | | |
| Port12 | SSDx2/ SATA2 | | |

USB3.0 Port Mapping Table

| USB3.0 | Function |
|--------|--------------------|
| PORT-1 | USB3.0 MB-1 |
| PORT-2 | USB3.0 Small Board |
| PORT-3 | USB-SATA bridge |
| PORT-4 | Type C |

USB2.0 Port Mapping Table



| USB2.0 | Function |
|---------|---------------------------|
| PORT-1 | Cobime USB3.0 MB-1 |
| PORT-2 | Cobime USB3.0 Small Board |
| PORT-3 | Camera |
| PORT-4 | Type C |
| PORT-5 | IR CAM |
| PORT-6 | USB-SATA bridge |
| PORT-7 | WLAN |
| PORT-8 | Touch Screen |
| PORT-9 | NC |
| PORT-10 | NC |




PROJECT : G74A
Quanta Computer Inc.

| | | |
|--|--|--------|
| Size Custom | Document Number 11 -- SKYLAKE 10/15(HDA) | Rev 1A |
| Date: Wednesday, January 11, 2017 Sheet 12 of 51 | | |


+3V_RTC_2 4,15
 +BAT_RTC 4,15,33,38,49
 +1.6V_DEEP_SUS 9,15,41
 +3V 2,4,10,11,12,14,15,17,18,19,20,21,27,28,29,30,31,32,33,34,35,36,37,43,46,51



RTC Clock 32.768KHz




RTC Circuitry(RTC)





External Crystal





The 24 MHz (50 Ohm ESR) XTAL used for Skylake-U needs to be replaced by 38.4 MHz (30 Ohm ESR) XTAL for Cannonlake-U.




Skylake (GPIO)




HDA Bus(CLG)





| Skylake | BOARD_ID[8:7] | Board ID 6 | Board ID 5 | Board ID 4 | Board ID 3 | BOARD_ID[2:1] | BOARD_ID0 |
|------------|---------------------------|--------------------------|--------------------------------------|------------------------|---------------------------|---|--------------------|
| Model | ID8 ID7 | ID6 | ID5 | ID4 | ID3 | ID2 ID1 | ID0 |
| Definition | Reserve (Default = 00) | Reserve (Default = 0) | 0 : AMD 1 : Nvidia GPU setting | 0 : 4VRAM 1 : 8VRAM | 0 : VGA CAM 1 : IR CAM | 00 : 14" 01 : 15 1SPD 10 : 17" 11 : 2SPD | 0 : UMA 1 : DIS |




| | | | |
|-----------------------------------|-----------------------|---|-----------|
| | PROJECT : G74A | | Rev 1A |
| | Quanta Computer Inc. | | |
| | Size Custom | Document Number 14 -- SKYLAKE 13/15 (GPIO) | |
| Date: Wednesday, January 11, 2017 | | Sheet 14 of 51 | |








| | | | |
|--|--|---|-----------|
|  NB5 | PROJECT : G74A Quanta Computer Inc. | | |
| | Size | Document Number | Rev |
| | | 16 – SKYLAKE 15/15 XDP&APS * | 1A |
| Date: Wednesday, January 11, 2017 Sheet 16 of 51 | | | |












移除I2CA_SDA/ I2CA_SCL MIN_LINE_WIDTH 内的數值。










Table 15-2. Resistance Mapping to Hex Values

| Resistor Values | Pull-Up to 3V3_MAIN | Pull-Down to GND |
|-----------------|---------------------|------------------|
| 4.99 kΩ | 1000 | 0000 |
| 10.0 kΩ | 1001 | 0001 |
| 15.0 kΩ | 1010 | 0010 |
| 20.0 kΩ | 1011 | 0011 |
| 24.9 kΩ | 1100 | 0100 |
| 30.1 kΩ | 1101 | 0101 |
| 34.8 kΩ | 1110 | 0110 |
| 45.3 kΩ | 1111 | 0111 |

VRAM Configuration Table ROM_SI E

| RAMCFG [3:0] | DESCRIPTION | Vendor | Vendor P/N | 256Mx16 Strap | 128Mx16 Strap | QBC | TOP B/S |
|--------------|---------------------------------|---------|----------------------|---------------|---------------|-------------|-------------|
| 1100 | DDR3 256Mx16, 64bit, 4Gb, 1GMHz | HYNIX | H5TC4G63CFR-N0C | 0xC | 0x9 | AKD5P2DTW02 | AKD5P2DTW01 |
| 0111 | DDR3 256Mx16, 64bit, 4Gb, 1GMHz | Micron | MT41J256M16LY-091G:N | 0x7 | 0x3 | AKD59GSTL01 | AKD59GSTL00 |
| 1111 | DDR3 256Mx16, 64bit, 4Gb, 1GMHz | SAMSUNG | K4W4G1646E-BC1A | 0xD | 0x4 | AKD5PGDT501 | AKD5PGDT500 |



GPIO ASSIGNMENTS


| GPIO | I/O | PIN | USAGE |
|------|-----|------------------|--|
| 0 | IN | FB_CLAMP_MON | FB Clamp monitor |
| 1 | OUT | MEM_VDD_CTL | Memory VDD VID |
| 2 | OUT | LCD_BL_PWM | Panel Backlight PWM |
| 3 | OUT | LCD_VCC | PANEL POWER ENABLE |
| 4 | OUT | LCD_BLEN | PANEL BACKLIGHT ENABLE |
| 5 | OUT | Reserved | -- |
| 6 | OUT | FB_CLAMP_TGL_REQ | Active low FB Clamp toggle request |
| 7 | OUT | 3D_VISION | 3D VISION LEFT/RIGHT signal |
| 8 | I/O | OVERT | ACTIVE LOW THERMAL OVER TEMP |
| 9 | I/O | ALERT | ACTIVE LOW THERMAL ALERT |
| 10 | OUT | MEM_VREF_CTL | MEMMORY VREF CONTROL |
| 11 | OUT | PWR_VID | GPU CORE_VDD PWM Control signal |
| 12 | IN | PWR_LEVEL | AC Power detect or power supply overdraw input |
| 13 | OUT | PSI | Phase Shedding |

R9056 *1K_4
R9056 *1K_4
R9056 *1K_4
R9056 *1K_4






PROJECT : G74A
Quanta Computer Inc.


Size Custom Document Number 22 - N16S-GT (GPIO/STRAPS) Rev 1A
Date: Wednesday, January 11, 2017 Sheet 22 of 51



Rank1

HYU 256Mx16, H5TC4G63AFR-11C QBC PN : AKD5PGWTW08---TOP B/S PN : AKD5PGWTW07
 MIC 256Mx16, MT41J256M16HA-093G:E QBC PN : AKD5PZSTL01---TOP B/S PN : AKD5PZSTL00
 SAM 256Mx16, K4W4G1646D-BC1A QBC PN : AKD5PGWT501---TOP B/S PN : AKD5PGWT502








Rank1

HYU 256Mx16, H5TC4G63AFR-11C
MIC 256Mx16, MT41J256M16HA-093G:E
SAM 256Mx16, K4W4G1646D-BC1A

QBC PN : AKD5PGWTW08---TOP B/S PN : AKD5PGWTW07
E QBC PN : AKD5PZSTL01---TOP B/S PN : AKD5PZSTL00
QBC PN : AKD5PGWT501---TOP B/S PN : AKD5PGWT502



The schematic diagram illustrates the power supply section of the EMU-100. It begins with the EMU_LID input, which passes through a fuse (F4502) and a 2A / 80mils fuse. The circuit then includes a diode (D4501) and a network of capacitors (C4501-C4512) for filtering and regulation. The output is labeled +VIN_BRIGHT.

+3.6V CAM_IR

+3.6V CAM_IR_F

+5V

+5V_TS

+3V_TS

+3V_CAM



+3.6V CAM_IR


TDC:1A






EDP:2A

VO=(0.6(R1+R2)/R2)


27






| | | | | | |
|--|--|--------------------------------|----|----|-----|
|  NB5 | PROJECT : G74A Quanta Computer Inc. | | | | |
| | Size | Document Number | | | Rev |
| | Custom | 27 ~ eDP CONN/LID/CAM/D-MIC/TS | | | 1A |
| Date: Wednesday, January 11, 2017 | | Sheet | 27 | of | 51 |



Analog







+5V_AVDD >40mils trace




Mute LED改用Mic2-Vref0-R
Mic偏壓改用Mic2-Vref0-L

Add cap for RF issue



place to under codec





| | | | |
|---|--|---------------------------------------|--------|
|  | PROJECT : G74A | | |
| | Quanta Computer Inc. | | |
| | Size Custom | Document Number 28 - Codec ALC3258-CG | Rev 1A |
| | Date: Wednesday, January 11, 2017 Sheet 28 of 51 | | |

For SWR mode support
RTL8107ESH-CG/RTL8111HSH-CG
Stuff: La, Ca, Cb

* Place Ca, Cd, Ce, Cf for RTL8107ESH-CG/RTL8111HSH-CG
close to each VDD10 pin-- 3, 22, 8, 30


* Place Cg, Ch for RTL8107ESH-CG/RTL8111HSH-CG
close to each VDD10 pin-- 22(reserved)

Power trace Layout 宽度>60mil





* Place Cj and Ck, close to each VDD33 pin-- 11, 32 for
RTL8107ESH-CG/RTL8111HSH-CG

* For surge improvement, place Cm and Cn, close to each
VDD33 pin-- 11, 32(optional)




For SWR mode support RTL8107ESH-CG/RTL8111HSH-CG
Stuff Co, Cp



LAN_AMBLE# → TP3001
LAN_LED1 → TP3002
LAN_LED2 → TP3003

if ISOLATEB pin pull-low,
the LAN chip will not drive it's PCI-E outputs
(excluding PCIE_WAKE# pin)




For GbE

* Place Ra

For 10/100

* Place Rb

Add 9 GND VIAs with thermal PAD




For GbE

* Place RTL8111HSH-CG AL008111014

For 10/100


* Place RTL8107ESH-CG AL008107000

For 10/100 : Ua



1st source : NS681684 DB0LE6LAN20
2nd source : N-3110M DB0Y11LAN00


For Giga : Ub




For GIGA
BOT:GS75009B LF,DB0Z06LAN00
FCE:NS892407 ,DB0LL1LAN00

For 10/100 : Ra,Rb
For Giga : Ra,Rb,Rc,Rd

For 10/100 stuff only & Close RJ45




RJ45



PROJECT : G74A
Quanta Computer Inc.

Size Document Number
C 30 - LAN RTL8166EH/RTL8111HSH
Date: Wednesday, January 11, 2017 | Sheet 30 of 51


100 mils (Iout=2.5A)




Active High

Daughter Board

1123 Add PWR LED MOS Circuit




ESD




0930 Reserve ESD protection component

USB 2.0/3.0 Combo



UART for Win7 WHQL DEBUG




Place Back to Back La

USB3.0

USB3.0 Re-driver IC


USB3.0 re-driver IC

Layout Notes:
Stubs Trace less than 150mil

2 SPD:1 USB3.0

2 SPD :1 USB2.0


15" :PCIE to CR




PROJECT : G74A
Quanta Computer Inc.

Size Custom Document Number 31 -- USB3.0/DB Rev 1A
Date: Wednesday, January 11, 2017 Sheet 31 of 51


USB2.0




USB3.0 SW



Differential impedance referenced SOC





Add Type-C A/B side recognition




SEL = CMOS single-ended input
operation mode select
SEL = LOW: A <----> B
SEL = HIGH: A <----> C

TYPE C USB3.0 ESD



| TPS25810 Port | CC1 | CC2 | OUT | VCONN On CC1 or CC2 | POLB | UFPb | AUDIOb | DEBIOb |
|-----------------------------------|------|------|------|------------------------|------|------|--------|--------|
| Nothing Attached | OPEN | OPEN | OPEN | NO | Hi-Z | Hi-Z | Hi-Z | Hi-Z |
| UFP Connected | Rd | OPEN | IN1 | Hi-Z | LOW | Hi-Z | Hi-Z | Hi-Z |
| UFP Connected | OPEN | Rd | IN1 | NO | LOW | Hi-Z | Hi-Z | Hi-Z |
| Powered Cable/No UFP Connected | OPEN | Ra | OPEN | NO | Hi-Z | Hi-Z | Hi-Z | Hi-Z |
| Powered Cable/No UFP Connected | Ra | OPEN | OPEN | NO | Hi-Z | Hi-Z | Hi-Z | Hi-Z |
| Powered Cable/UFP Connected | Rd | Ra | IN1 | CC1 | LOW | LOW | Hi-Z | Hi-Z |
| Powered Cable/UFP Connected | Rd | Rd | IN1 | CC2 | Hi-Z | LOW | Hi-Z | Hi-Z |
| Debug Accessory Connected | Rd | OPEN | NO | Hi-Z | Hi-Z | Hi-Z | LOW | Hi-Z |
| Audio Adapter Accessory Connected | Ra | Ra | OPEN | NO | Hi-Z | Hi-Z | LOW | Hi-Z |

| CHG | CHG_HI | CC Capability Broadcast | Current Limit | Load Detect Threshold |
|-----|--------|----------------------------|------------------|--------------------------|
| 0 | 0 | STD | 1.67 A | NA |
| 0 | 1 | STD | 1.67 A | NA |
| 1 | 0 | 1.5 A | 1.67 A | NA |
| 1 | 1 | 3.0 A | 3.34 A | 1.77 A |




KB LIGHT CONN




TPM (2.0)


Change to SLB9665TT2.0FW5.6 to meet RS1




Accelerometer Sensor




Holes




10/17 EMI request




WIFI HOLE



SATA HDD & LED




USB3.0 to SATA




SATA ODD


17.3" ODD



15.6" ODD




Colay Cc, Ce
15.6" ODD STUFF




Colay Rc, Cd


Close ODD7001 side, Colay Top / Bot side for branch!!



Colay Ra, Rb

Close CPU side, Colay Top / Bot side for branch!!





51483-00801-V01_Header

351P 41Whr

Place this ZVS close to Diode away +VIN

Do not add test pad on BATDIS_G signal

Place this ZVS close to Far-Far away +VIN

Place this cap close to EC

Place this R&C close to EC

VIN>22.5V (AC OVP)
VIN>17.2V (Enable Charging)
VIN>15.2V (AC present)



Notes:
For 4S pack
Stuff Block A + Ra
Ra = 69.8K (P/N:CS36982FB11)

MIN. BATV=7.2V



PROJECT : NFLP_KBLU_DP
Quanta Computer Inc.

| Size | Document Number | Rev |
|----------------------------------|--------------------|----------|
| Custom | Charger (BQ24738H) | 1/1 |
| Date/Wednesday, January 11, 2017 | Sheet | 38 of 51 |

| | |
|--------|--|
| +VIN | 27,33,35,38,40,41,44,45,46,47,50 |
| +3VS5 | 4,10,15,32,36,37,40,41,42,48,51 |
| +5VS5 | 4,28,31,32,35,40,41,42,43,44,46,47,48,51 |
| +3VPCU | 6,13,31,32,33,36,37,38,49 |
| +5VPCU | 28,38,48,51 |





+VIN 27,33,35,38,39,41,44,45,46,47,50
 +5VS5 4,28,31,32,35,39,41,42,43,44,46,47,48,51
 +1.2VSUS 3,6,17,18,42,48
 DDR_VTT 17,18



| PROJECT : NFLP_KBLU_DR | | | |
|-----------------------------------|------------------|-----|--|
| Quanta Computer Inc. | | | |
| Size | Document Number | Rev | |
| BU5 | DDR4 (G5619RZ1U) | 1A | |
| Date: Wednesday, January 11, 2017 | Sheet 40 of 51 | | |

| | |
|----------------|--|
| +VIN | 27,33,35,38,39,40,44,45,46,47,50 |
| +3VS5 | 4,10,15,32,36,37,39,40,42,48,51 |
| +5VS5 | 4,28,31,32,35,39,40,42,43,44,46,47,48,51 |
| +1.0V_DEEP_SUS | 9,13,15,42 |
| +1.8V_DEEP_SUS | 9,15 |
| MAINON | 37,40,41,42,51 |
| +1.5V | |




| | |
|-----------------|--|
| +1.0V | 2,4,6,37 |
| +3VSS | 4,10,15,32,36,37,39,40,41,48,51 |
| +5VSS | 4,28,31,32,35,39,40,41,43,44,46,47,48,51 |
| +VCCIO | 2,6 |
| +1.2V_SUS | 3,8,17,18,40,48 |
| +VCCSTPLL | 2,4,5,6,9,43 |
| +1.0V_DEEP_SUS | 9,13,15,41 |
| +1.2V_VCCPLL_OC | 6 |
| MAINON | 37,40,41,51 |

Volume Segment
Vcc_ST: 0.12A
Vcc_PLL: 0.12A

<= 10ms, full load ready
(Vcc_ST+Vcc_PLL)



Imax:0.24A



Volume Segment
Vcc_STG: 0.04A
Vcc_IO: 3.4A

<= 10ms full load ready

Imax:3.4A **Imax:0.04A**




<= 240us, full load ready

TDC:0.26A




PROJECT : NFLP_KBLU_DR
Quanta Computer Inc.


| | | |
|-----------------------------------|---|-----------|
| Size Custom | Document Number +1.0V/+VCCSTPLL | Rev 1A |
| Date: Wednesday, January 11, 2017 | Sheet 42 of 51 | |





+VIN 27,33,35,38,39,40,41,45,46,47,50
+5VSS 4,28,31,32,35,39,40,41,42,43,46,47,48,51



For U42 --> Add These Components




+VIN 27,33,35,38,39,40,41,44,46,47,50
 +5VSS 4,28,31,32,35,39,40,41,42,43,44,46,47,48,51
 +VCCSA 6,43
 +VCCGT 7,43






N16S-GT (23/18W)


EDP: 26A
EDP peak: 51A
OCP minimum 56A


| | | | |
|---|--|--|-----------|
|  | PROJECT : NFLP_KBLU_DR Quanta Computer Inc. | | |
| | Size Custom | Document Number +VGACORE (RT8813C) | Rev 2A |
| Date: Wednesday, January 11, 2017 | Sheet 46 of 51 | | |

+VIN 27,33,35,38,39,40,41,44,45,46,50
 +5VS5 4,28,31,32,35,39,40,41,42,43,44,46,48,51
 +1.5V_GFX 20,21,23,24,25,26




| | |
|------------|--|
| +VIN | 27,33,35,38,39,40,41,44,45,46,47,50 |
| +3VS5 | 4,10,15,32,36,37,39,40,41,42,51 |
| +5VS5 | 4,28,31,32,35,39,40,41,42,43,44,46,47,51 |
| +3V_GFX | 19,21,22,46 |
| +3V_AON | 19,22,47 |
| +1.2VSUS | 3,6,17,18,40,42 |
| +1.05V_GFX | 19,20,21 |



| | | | |
|---|-----------------------------|---------------------------------|----------|
|  | | PROJECT : NFLP_KBLU_DR | |
| | | Quanta Computer Inc. | |
| Size | Custom | Document Number | Rev |
| | | +3V/+1.05V_GFX(APL3523A) | 1A |
| Date | Wednesday, January 11, 2017 | Sheet | 48 of 51 |


+3VPCU 6,13,31,32,33,36,37,38,39
+BAT_RTC 4,13,15,33,38




PROJECT : NFLP_KBLU_DR
Quanta Computer Inc.

| Size | Document Number | Rev |
|--------|-----------------------------|----------------|
| Custom | LID SW for storage mode | 1A |
| Date | Wednesday, January 11, 2017 | Sheet 49 of 51 |

EMI request for ISN



EMI request for ISN



PROJECT : NFLP_KBLU_DR
Quanta Computer Inc.

| Size | Document Number | Rev |
|-----------------------------------|---------------------|----------------|
| Custom | EMI solution | 1A |
| Date: Wednesday, January 11, 2017 | | Sheet 50 of 51 |

